TPU Architecture and Pallas

Use this note for the TPU systolic-array and memory model, the Pallas programming surface, and comparisons with GPU and Triton kernel design.